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Circuit Design of the Loaded-Line Phase
Shifter
HARRY A. ATWATER, SEN1ORMEMBER, IEEE
Abstract — Circuit design procedures for the loaded-fine phase shifter are
presented, utilizing a phaaor diagram reprewntation of the line to identify
its loading modes. The effects of losses in the loading elements on the
circuit parameters are determined and design factors affecting bandwidth
are diaeussed.
I. INTRODUCTION
A PHASE-SHIFTING circuit is used in communica-tions and antenna beam-directing circuits to intro-
duce a change of phase in the transmitted signal. In the
phase shifter types considered here, a discrete phase shift is
produced by a change of the bias on semiconductor control
devices in line-loading elements. Ideally, the insertion loss
of the phase shifter should be small and equal in both of its
phase states. The loaded-line phase shifter (Fig. 1) has
advantages of simplicity and low insertion loss for phase
shifts of less than 90°. The circuit consists of two equal
two-state switchable admittances ~ = G, + -@i connected
in shunt with a line section of characteristic impedance 2=
and electrical length 6, where i =1,2 refers to the two bias
states of the switching devices. The transition between the
two admittance states produces a change A@ in the phase
of the transmission scattering coef ficient Szl.
The circuit design problem of the loaded-line phase
shifter consists of the selection of values for the six un-
known parameters 0, Z,, G,, and Bi (i= 1, 2). The conduc-
tance Gi results from ohmic losses in the loading elements
~. and is typically small when low-loss switching devices
are used. With low-loss loads, a good approximate solution
is obtained by assuming that G, is equal to zero. If the
loaded electrical length O is considered to be a free parame-
ter, a large number of possible circuit designs exist [7], [10].
With the assumption of arbitrary 8, a frequent design
approach has been to utilize computer-aided circuit analy-
sis to generate a large array of circuit designs having input
match and phase shift A+, from which may be selected a
suitable design showing wide bandwidth and low insertion
loss [3]–[10]. In the present work, it is shown that the
choice of loaded length f3 is not arbitrary, but that its value
depends upon the loading mode chosen, that is, the relative
values of load admittances YI and Y2. A phasor representa-
tion of the phase shifter is utilized to demonstrate these
relationships, and it is shown how the form of the conven-
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Fig. 1. Loaded-line phase shifter.
tional circuit design relations can be used to
1, KTLY 1Y83
guide the
selection of specific load-admittance configurations. The
effect of losses in the loading elements upon the accuracy
of the loss-free circuit design relations is also examined.
The objective of the present work is, therefore, to furnish
insight into the operation and design requirements of the
loaded-line phase shifter and to point out some available
options in the loading configurations used.
A derivation of the transmission characteristics of the
input-matched phase shifter with lossless loading elements
is given in Section H to establish the analytical approach
being employed. The relations for the circuit parameters ZC
and B, with O specified are derived. The design based on
the assumed losslessness of the phase shifter yields accurate
computed values of the circuit parameters when high-Q
devices such as silicon p-i-n diodes are used for switching.
In cases where these devices are not available, as, for
example, in GaAs integrated circuits where FET’s in the
passive switching mode may be used for switching, the
loading losses may become significant, and it is important
to confirm the extent to which the accuracy of the design
relations is affected by nonnegligible values of normalized
load conductance GZ/Yo. In Section 111, the effects of
loading losses on the transmission factor Szl and the cir-
cuit-parameter relations is determined.
It is shown in Section II how the phasor diagram for the
lossless phase shifter can be interpreted in terms of previ-
ously defined loading modes of the susceptances B,. It is
assumed that the concept of the defined loading modes can
be carried over to a phase shifter having low to moderate
losses, and options for the selection of load configurations
are demonstrated.
II. THE LOSSLESSLOADED SECTION
The loaded-line phase shifter has conventionally been
analyzed in terms of the model of its equivalent section of
a uniform transmission line [2]–[4]. When losses are pres-
ent, the equivalent line may have a complex characteristic
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impedance and propagation factor. To avoid the introduc-
tion of the extraneous concept and notation, the loaded-line
phase shifter is here analyzed in terms of the elements of its
2 x 2 scattering matrix S,j. The scattering matrix char-
acterizes the input match, insertion loss, and phase shift of
the two-port.
The scattering matrix is most readily obtained by trans-
formation from the ABCD matrix of general circuit param-
eters. The ABCD matrix has been derived by several
authors [2], [4], [5]. Its elements are
Am= D~ = (COS6’– B, ZCsinf3)+ jG,ZCsin O (la)
B~ = jZc sin O (lb)
Cm= 2G, (cos O – BZZCsin O)
+ jZC[2B1YCcos6 + (Y; + G: – B~)sin6] (lc)
where subscripts m are used on the matrix elements. The
transformation to the scattering matrix for a reciprocal,
symmetrical two-port is given by
Sll = s~~ =
BmYO– CmZO
2Am + BmYO+ CmZO (2)
S21= S12=
2
2Am + BmYO+ CmZO (3)
where 20 =1/ YO is the characteristic impedance of the
circuit into which the phase shifter is connected.
The required phase shift A+ corresponds to the change
in the argument +i of Szl( ~. ) when the load elements make
the transition from YI to Yz, or, in the loss-free case, from
jB1 to jB2. The specification of phase shift A4 is not
sufficient to determine the circuit parameters, and ad-
ditional constraints are required. A constraint convention-
ally introduced is the requirement of input match. The
elimination of reflected waves from the input to the phase
shifter by input matching reduces the return loss and
removes the occurrence of phase errors, which can be
caused by interaction of the reflected waves with adjoining
stages when phase bits are cascaded [2], [4]. Under the
assumption of losslessness, the scattering matrix of the
two-port is unitary, having the property lSlll 2 + IS1212= 1.
Thus, with the vanishing input reflection coefficient Sll,
the transmission factor S21 of the phase shifter approaches
unit y.
The condition of the input match is specified by requir-
ing S’ll = O in (2). This leads to
BmYO= CmZO. (4)
When (4) is used in (3), the transmission matrix element
S21 becomes
1
’21 = Am+ BmYO“ (5)
With the assumption of losslessness, Gi is set equal to
zero in (la), which with, (5), becomes
’21= (COS/3- BIZC si~tl)+jZcYo sind “ (6)
B c A
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Fig. 2. Phasor diagrams for loaded-tine phase shifters of electrical length
(3. (a) Class I. (b) Class II (L/U). (c) Class III (CC).
In the input-matched loss-free case, the magnitude of S21 is
unity. Therefore, in (6)
cos+=cos8– BIZCsind (7)
sin@= -zcYosine (8)
where @ is the phase angle of Szl. From (8), sin@ remaim
constant during load switching, while cos +, in (7), assumes
two values with the two loading admittance states. The unit
phasor Szl, which satisfies these conditions, is as shown in
Fig. 2(a), in which OC is equal to sin@ and CB and CA
correspond to the two values of cos +. The phase lag due to
the geometrical length of the line is indicated in this figure
by the dashecl line OD at angle 8. Application of loading
B1 or Bz rotates the phasor to OA or OB, respectively. The
phase is thus switched symmetrically about 90° by incre-
ments of + fh$/2 by the line loading. Using @= (90+
A@/2) in (7) amd (8) yields
~ = ~0 COS( A@/2)
c’ sin d
(9)
~_ Cos 8
Y. –
+tan(A@/2) (z’ =1,2). (10)
;0S ( A4/2) –
Equations (9) and (10) are design relations for the lossless
loaded-line phase shifter for phase shift A+, with @ unde-
termined. These relations coincide with corresponding ex-
pressions derived from the equivalent transmission-line
model [6], [8]. Under the present assumptions, the insertion
loss is zero for all electrical lengths d. From (7), we can
infer that d@/dB is positive for 6<90°. Therefore, tine
addition of capacitive susceptance loading increases the
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phase angle +, corresponding to counterclockwise rotation
in Fig. 2.
A set of loading modes for the loaded-line phase shifter
was defined by Opp and Hoffman [3]. Their condition for
Class I loading corresponds to Fig. 2(a), in which the two
values of B, and the corresponding phase displacements
are nonzero and unequal. Class II is the case in which one
value of Bi is zero. When I?l = O, the phase of Szl is @= 6,
as in Fig. 2(b). Applying load Bz then shifts the phase by
A@. This mode may be called load–unload (L/U) loading
since the line load is conceptually applied to and removed
from the line. With real semiconductor switching devices,
line loading cannot be entirely removed, due to device
capacitance in the switch OFF state. Compensation for
device capacitance may be introduced, however, as shown
in Section IV. Opp and Hoffman’s Class 111loading is that
in which B1 = – Bz. In the general case, the loading is
switched between complex-conjugate (CC) values. With
this condition in (10), the line length is necessarily 6 = 90°,
and the loading switches the phase by + A@/2 about this
value, as in Fig. 2(c). In this complex-conjugate loading
mode, a uniform output amplitude is maintained with
phase shift when losses are present (cf. Fig. 3).
III. EFFECT OF LOSSESIN LINE LOADING
In the present work, all loaded-line phase shifter loss is
assumed to be due to semiconductor loss in the loading
admittances ~, appearing as a nonzero conductance com-
ponent G,. Transmission-line loss in the loaded section of
length 6 is neglected. With G, # O, the real and imaginary
parts of (4) are
G,(cos8 – B, Zcsinfl) = O (11)
Y~sin@ = 2BiYCcos6J+ (YC2+ G,2– B;) sin(3. (12)
In the loss-free case (GZ = O), (11) is automatically satis-
fied, but with G, #O, (11) can be satisfied for a single value
of B, only. As a result, input match is not maintained
during phase switching with losses present. In the limit of
small losses, the loss-free case is approached if (12) is
satisfied. This is possible for two values of loading suscep-
tance since (12) is quadratic in Bi. Therefore, (12) is
assumed to hold, yielding the “quasi-input-matched” con-
dition. With (12) in (3), the transmission factor (5) becomes
‘“= (1+ G, ZO)[(COSO - B~Zcsind)+ jZCYOsin6] “
(13)
Equation (13) is similar to (6) except for the factor (1+
GiZO) in the denominator. Again using (12), (13) may be
rewritten
S2, =
cos~+ jsin+ (14)
(1+ G,ZO)~~
where
cos O– BiZC sin O
CoS+= ~
‘in+=-&”
(15)
(16)
If it is assumed that the phasor Szl is caused to switch by
equal increments A@/2 about 90° by the load switching, as
in the loss-free case, then (14)–(16) lead to
Ad
Cos - ( A+ – 1/22== 20 2 1 – G;Z;COS2 ~ ) (17)sin 6’
B, Cos 0
( ~– G2Z2COS2 & 1/2
.—
Y. A$ ’02 )
&tan ~. (18)
Cos—
2
The squared terms in the normalized conductance GiZo
in (17) and (18) represent the corrections to the loss-free
parameter expressions (9) and (10) when losses are present.
For small normalized conductance ( GiZO < 1), these correc-
tions may be negligibly small, as shown below. Equation
(18) preserves a useful property of the corresponding loss-
free expression (10). Calculation of the change in normal-
ized load susceptance with either expression yields
(Bl - B2)/YO= 2tan(A@/2).
For a sufficiently small phase shift, i.e., when tan(A+/2) =
A@/2, (A+ radians), the phase shift in radians is approxi-
mately equal to the change in normalized susceptance with
load switching [2]. The form of (17) and (18) shows that
these approximate expressions are valid only within the
10SS hit: GZZOCOS A@/2 <1.
The form of (17) and (18) is not convenient for calcula-
tion in the general case since Gi/ Y. is not independent of
B,/ Yo. The conductance normally increases with increas-
ing Bi / Yo. If a loading Q is defined
QL = lBil
Gi
(19)
then (18) may be converted to the form
(20)
where m -1 + (COS8/Q~) 2. With low to moderate losses,
i.e., when Q ~ is large, loading admittances calculated from
the loss-free expression (10) differ negligibly from the
result of (20). For example, with Q~ =10, 0 = 60°, and
A+= 450, (10) and (20) disagree by less than 0.3 percent.
Using the definition of loading Q= ((19)) the insertion
loss of the loaded-line phase shifter maybe calculated from
(14)
IL= – 20[log (1 + BiZo/QL)
+ +log {1+ (BLZCsin8/QL)2}]. (22)
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Fig. 3. In8ertion loss versus loaded-line length of phase shifters with
loading QL = 10, for phase shifts A+ of 11.25°,22.5°, and 45°.
Insertion loss as a function of loaded length O is shown
plotted in Fig. 3 for loading Q~ = 10, and typical phase
shifts. A simpler calculation for insertion loss may be
obtained by use of (9) and (10) instead of (17) and (18) in
(22). The approximate result differs by less than 1 percent
from the exact value when Q~ >10.
Two insertion-loss curves appear in Fig. 3 for each value
of phase shift A~, corresponding to the fluctuation in
insertion loss as the line-load state is switched. In this
figure, the mean magnitude of insertion loss for each A+
decreases monotonically with @ toward a minimum value
at O = 90°. At d = 90°, the two insertion-loss curves for a
given phase shift intersect, demonstrating that in the
loaded-line phase shifter with losses, constancy of output
amplitude with phase shift can be obtained only by use of
an electrical length 6 of 90 electrical degrees.
IV. SWITCHED-LOAD CIRCUIT DESIGNS
The line-loading susceptances required for the phase
shifter are specified by (18) or (10). The principles involved
in load-element construction are sufficiently illustrated by
the lossless-load case, for which (10) is applicable, rewrit-
ten below:
( Cose‘1= ‘0 COS( A@/2) – tan (A@/2) ) (23a)
(a) (b)
Fig. 4. Line-loading concepts. (a) Diode-switched stub loads. (b) L,ine-
transformed diode impedances.
(a)
~~
Fig. 5. Load switching schemes. (a) SPDT switching. (b) SPST switching,
Bz alternately. In the second model, a lossless impedance
transformer is used to convert the two bias-state terminal
impedances of the semiconductor devices into the values
required by (23a, b). These two models are illustrated
schematically in Fig. 4. In Fig. 4(a), the diode switch
connects the stub loads, as, for example, in Class II (L/U)
loading. In Fig. 4(b), the transmission-line impedance-
transformer converts the two-state terminal admittances of
the diode to the required loading susceptances. The first
model, with the diodes regarded as nearly ideal switches, is
considered initially here.
In principle, the phase shift could be accomplished by
use of a single-pole double-throw (SPDT) switch which
selects alternately the separate load susceptances B1 and
B2 of (23a, b), as in Fig. 5(a). We note, however, that these
expressions may be reformulated as
( Cos8‘1= ‘0 COS(A4/2) – tan (Ar$/2) ) (24)
AB = 2% tan(A@/2). (:2,5)
( Cos e ) In this formulation, the line loading may be considered to+ tan (AI#I/2) . (23b) be composed of a constant component B, (24), which is‘2= ‘0 COS ( A@/2) permanently connected to the line, and an incremerd
In the construction of the two-state load susceptances component AB, which is connected in shunt with B1 by
(23a, b) with the use of semiconductor switching devices, means of a single-pole single-throw (SPST) switch, as in
one of two types of circuit model may be adopted. In the Fig. 5(b). Alternatively, of course, B2 maybe taken as the
first model, the semiconductor devices are considered to be fixed load, with a switched component A B =
nearly ideal switches, which are used to select load B1 or – 2% tan(A@/2) added in shunt to yield B1. The SPST
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TABLE I
LOAD SUSCEPTANCES OF TZZSLOADED-LINE PHASE SHZFTER,
NORMALIZED TO SYSTEM CZTARACTEIUSTICADMITTANCE YO.
--&k
(1
30
35
40
45
50
55
60
:;,5”
70
75
78,75’
80
84,38”
85
87,19”
90=’
1%
105
110
‘CLASS II (L/U) PHASESHIFTER FORA@I= 2(90-8
“’CLASS I I I (C/C) PHASESHIFTER
switch may be constructed with a single semiconductor
device as compared with the two devices normally required
for a SPDT switch, and since SPST switches require less
circuit area in planar circuits, this circuit form may be
preferable for economy of circuit area. The two switching
schemes do not lead, in general, to electrically identical
loads; however, if the sign of AB is different from that of
the fixed load Bi, the frequency dependence of Bi + AB
may lead to a different bandwidth from that with single-
element loads B1 and Bz, as shown in Section V below.
The load susceptances B1 and Bz, or Bi and AB, may
be supplied as lump capacitors or inductors if available.
Distributed elements, composed of open- or short-circuit
terminated stubs, may also be used. Stubs composed of the
transmission-line medium are convenient to produce in an
environment such as integrated microstrip circuitry, and
will be treated in the following. A survey of the normalized
loading susceptance requirements specified by (23a, b) for
loaded-line phase shifters having selected values of length 8
and phase shift A+ is shown in Table I. The table shows
how the sign and magnitude of the required loads depend
upon the choice of loaded length O for a given phase shift.
As noted above, the sign of the switched component A B
may be selected arbitrarily for given 8, depending on the
choice of B1 or Bz as a fixed component of the load. The
latter choice may be made on the basis of the bias supply
for the switching devices, or upon frequency characteristics
of the two cases. If AB is chosen negative and is provided
by means of a shorted stub of less than 90° having a
metallic-ground termination, as with a via hole in micro-
strip, a ground return path is thus provided for the SPST
switch.
It may also be seen in Table I that, for the type of phase
shifter being considered here (input-matched, with sym-
metrical phase switching about 900), the smallest average
absolute values of load susceptances B1 and B2 are re-
quired for load intervals d in the neighborhood of 90°. For
—e —--+
~
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Fig. 6. Stub-1oading circuits for lossless switches with capacitance Cd.
(a) Tandem stubs. (b) Shunt stubs. (c) Load-unload (L\U) connection.
lengths less than 90° and small phase shifts A@, both
susceptance states B1 and Bz are positive (capacitive). For
phase shifts of 45° and loaded lengths from 70° to 90°, the
line loads must change sign upon phase shift. These char-
acteristics determine the form of the load elements which
must be designed for a given application. It is further seen
in Table I that the choice of shorter length /3 calls for larger
load susceptances B1 and Bz, requiring longer stubs when
capacitive stub loads are used. If a minimum planar circuit
area is required, a suitable compromise between loaded-line
length and stub length must be reached. As has been
shown, the length O is arbitrary only with Class I loading.
By combining the loading requirements for the wanted
phase shift with the practical constraints of the circuit type
being used, guidance is available in the choice of @and the
loading element design. Because of the potentially wide
range of possible loading-circuit designs, a limited number
of cases is presented here to illustrate typical procedures.
Fig. 6 shows representative stub-loading circuits which
provide two loading states to the phase shifter using SPST
switches. In this figure, the switching devices are repre-
sented as ideal switches shunted by capacitance Cd. In Fig.
6(a), with tandem stub lengths, both loading susceptance
states are nonzero and positive, as is required by over 80
percent of the cases shown in Table I. In Fig. 6(a), the
increment A B of (25) is positive.
If the switch capacitance is negligible (CJ = O), the elec-
trical lengths of the stub sections in the phase shifter with
tandem stubs in Fig. 6(a) are
6,= tm-’(Bl/~) (26a)
82=taz-’(B2/~)-01 (Cd=o) (26b)
where B1 and Bz are the required loading susceptances
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given by (23a, b) and ~ =1/2, is the characteristic admit-
tance of the stub line. Neglect of the switch capacitance of
typical semiconductor switching devices may lead to phase
errors in the loaded-line phase shifter. Errors may be large
for small phase shifts A@ when loading-stub susceptances
are comparable with the open-switch susceptance. For
example, in the circuit of Fig. 6(a), the use of the uncor-
rected relations (26a, b) for the design of phase shifters at
10 GHz, with switches having capacitance Cd= 0.03 pf,
leads to a phase-shift error of 11.4 percent in a A+= 45°
phase shifter, and of 34.3 percent in a A@= 11.25° phase
shifter. Capacitance-corrected stub lengths I?l and 82 for
the phase shifter of Fig. 6(a) are given in Appendix I.
The shunt-stub circuit of Fig, 6(b) is of interest in that it
may be operated in the Class I, Class II, or Class III
loading. mode by appropriate selection of circuit parame-
ters. To show this, the following notation is defined:
K = YOCOS e/COS (A@/2) (27)
T = YOtan(A@/2). (28)
In Fig. 6(b) with switches closed, we have
B1=B3+B4=K-T. (29)
With switches open, the loading is
B2=B3+~ =K+T
4C
(30)
where B3 and B4 are the susceptartces of the stubs of
length /33 and f14, respectively, BC= Co is the susceptance
of the open-switch capacitance, and B1 and Bz are as
given by (23a, b). In Class I loading, where d is specified,
K is known. The stub lengths for Class I loading in Fig.
6(b) are then given by
Class I:
0,= tan-’ Z,(K+T/~) (31)
04= w-’ [ZfT(l+/~)] (32)
where Z, is the characteristic impedance of the stub line.
In Class II loading, the unloaded state maybe obtained
by parallel-resonating the stubs, in which case tan es =
cot 84. This leads to
Class II:
03= tan-’Zy(l + (~) (33)
84= (90– e3)”. (33a)
For the Class 111 loading case, Bz = – B1 = T, from which
the stub lengths in Fig. 6(b) are
Class III:
f3,= tan-’ (Z$T(~) (34)
04= cot-l [zy(l+~~)] . (35)
If the switch capacitance Cd were zero in the single-stub
loading circuit shown in Fig. 6(c), this would represent a
Class II loading example. In Class II loading, two cases are
possible, depending upon the sign of the loading suscep-
Fig.
TANl?z = -TAN 20,
TANt?2 = COT 20,
TAN6’2 = -TAN 291
TANti2 = COT 28,
Circuits for complex-conjugate susceptance switching
tance. For ptwitive loading, with open stubs as in Fig. 6(c)
O = (90– (A@/2))0 (36a)
05= tan-l 2TZ, (C. = O; OC stubs). (360)
With shorted-stub loading (negative AB), the stub load
reduces the phase length of the loaded line; thus, we use
O = (90+ (A@/2))0 (37a)
e,= cot-l 2TZ8 (C. = O; SC stubs). (37b)
With switching device capacitance Cd nonzero, however,
the loading mode is Class I, and with open-ended stubs, as
in Fig. 6(c), the circuit parameters are
8 = cos-’ [sin(A@/2)~1 +2( Cdo/YO)cot (A@/2) ]
(38a)
and the corresponding open-ended stub length 13~is given
by
; ;[ /p-----=]tan05 = :–tan— 1+ l+2(Cda/YO)cot ~
(381])
The characteristic impedance ZC of the loaded section is
then given by the use of (38a) and (9).
Class III-– Complex -Conjugate (CC) Loading: h CC
load switching, the two load admittance states are GI + jl?l
= Gz – jBz. In the low-loss case, B1 = – Bz =
+ YOtan( A@/2). In microstrip, if connections to the ground
plane are available, the inductive susceptance can be ob-
tained by a ~short-terminated stub. Numerous alternative
circuits for complex-conjugate load pairs are possible. Fig.
7 summarizes stub circuits which may be used to produce
complex-conjugate susceptance pairs. In this figure, ideal
switches with zero capacitance are assumed. To illustrate
the application of these circuits, consider Fig. 7(d). For the
input susceptance with the switch open, we have
B1 = Y.tan81 (39a)
632 IEEE TRANSACTIONS ON MICROWAVET~ORY .4ND TEC~QUE$ VOL. MTT-33, NO. 7, JULY 1985
LOADED LENGTH ldeg)
Fig. 8. Bandwidth of lumped-load Class I phase shifters. Solid-line:
double-throw switching; broken line: single-throw switching.
where Y, is the susceptance of the stub line. In the second
bias state with the switch closed
B2=–l@t(e,+e 2). (39b)
From (23a, b) with complex-conjugate loading, O = 90°.
Therefore
~=_ B=ytm&
1 20 2“
(39C)
If a stub susceptance Y. is assumed, (39) determines the
remaining stub parameters 61 and (?2. With the switching
devices having nonzero capacitance, compensation for
switch reactance may be introduced, as was done above
for the Class I and Class 11 phase shifter [10].
When lossy switching devices are used, in order to attain
constancy of insertion loss with phase shift in complex-
conjugate load switching, the stub circuit must act as a
two-state impedance transformer, which transforms the
two bias-induced impedance states of the deviees into a
complex-conjugate pair, in which the susceptance has the
magnitude given by (10) or (18) for the given phase shift.
Such two-state impedance transformers can be devised, as
shown in Appendix II.
V. BANDWIDTH AND APPLICATIONS
The loaded-line phase-shifter circuits discussed above
are single-frequency designs valid over a limited range
about the design frequency. A usual definition of band-
width for this phnse shifter corresponds to the frequency
range over which the phase shift remains within + 2° of the
design value and the input VSWR is 1.2 or less in both
phase states. The bandwidth depends upon the type of
loading used (lumped or distributed), and the form of load
switching (SPST or SPDT). Fig. 8 shows the bandwidths of
Class I phase shifters with lumped inductor or capacitor
loads as a function of loaded electrical length 8 for phase
shifts of 22.50 and 45°. These bandwidths peak generally
for /3 between 85° and 95° and decrease rapidly with
increasing phase shift. At a 45° phase shift, peak band-
widths are larger with double-throw switching (Fig. 8, solid
line) than with single-throw switching (broken line). When
I I I I I
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Fig. 9. Bandwidth of stub-loaded Class I phase shifters. Solid tine:
double-throw switching; broken line: single-throw switching.
+61+-(90-01)+
(a)
(b)
Fig. 10. Impedance transformers. (a) Single stub. (b) Double stub.
distributed (stub) loads are used, the maximum band-
widths of Class I phase shifters are greater when double-
throw switching is used (Fig. 9). These differences are of
course due to the differences in the dispersive character of
Bl, Bz loads ((23)) and Bi, (Bi + AB) loads, ((24)), and
depend also upon the sign chosen for AB in the SPST case.
In the stub-loading calculations shown in Fig. 9, AB was
chosen negative. In this figure, all stub load susceptances
were obtained with stub electrical lengths of less than 90°,
i.e., shorted stubs for negative susceptances, and open
stubs for positive susceptances. In these calculations, ideal
switches with zero capacitance were assumed.
To test the circuit design techniques given above, SPST-
switched 22.5 a phase shifters were built in microstrip on a
0.125-in (3.18-mm) polyolefin substrate for 0.75 GHz using
the circuit of Fig. 6(b), with Class I, II, and III loadings.
Packaged p-i-n diodes with effective capacitances of 0.23
pf were used for switching. The circuit parameters calcu-
lated from (31)–(35), with stub characteristic impedances
taken to be 93$2, were
Class 8 z= e~ 64
I 85° 49 28° 54°
11 78.8° 50 36° 54°
III 90° 49 20” 54°
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In addition to the SPST-switched phase ,shifters above, a
22.50 Class I SPDT phase shifter was constructed on
polyguide substrate for 0.75 GHz, with a loaded length 6 of
82.5°. This phase shifter had for its loading elements an
open stub of length 18.4° for load B2, and a shorted stub
of length 86.2° for load B1. These were SPDT-switched
with series-connected diode switches as in Fig. 5(a). The
measured bandwidths of the SPST phase shifters were
found to be 8, 10, and 10.5 percent for the Class I, II, and
111 phase shifters, respectively, comp~ed with calculated
bandwidths of 11.3, 12.3, and 13.3 percent, respectively.
(These magnitudes are not in agreement with Fig. 9, since a
switch capacitance of 0.23 pf was employed for these
calculations, whereas Fig. 9 assumes zero switch capaci-
tance.) The discrepancies in the measured bandwidth val-
ues are assumed to be due to parasitic at the transition to
microstrip, and to diode-lead parasitic. The SPDT phase
shifter had a measured bandwidth of 20 percent, in good
agreement with a calculated bandwidth of 22 percent. This
result confirms the broader bandwidth of SPDT-switched
loads, which is implied by the curves of Fig. 9.
VII. CONCLUSION
In the design of the loaded-line phase shifter for phase
shift A@, the value employed for electrical length O of the
loaded section is subject to constraints depending on the
two-state line-loading sequence adopted. When complex-
conjugate loading is used ( BI = – BJ, then 13= 90°. With
“load/unload” loading (l?l = O # BJ, the line length is
O = (90 – A@/2)0. For the general loading case (O # IBII #
IB21# O), the value of 6 is not a priori restricted if it does
not lead to an invalid requirement on the characteristic
impedance ZC of the loaded section, In all cases, the value
of ZC is chosen to provide input match in the loss-free
model, or the closest approach to input match, when
loading losses are present. In the latter case, the mean
insertion loss of the phase shifter in its two phase states is
least with O = 90°. With typical stub loadings, the phase-
shift bandwidth is greatest with 6 ~ 80°,
APPENDIX I
SOLUTION FOR TANDEM-CONNECTED STUE LENGTHS
In Fig. 6(a) with tandem stubs, the load susceptance of
the stub circuit in the switch OFF state is
combined to yield the second-degree equation in tan 01
It4tan201-2Ntantll =lJ
for which the solution is
tanel=:(l+iw) (A3)
where
A4=l-C~U(B2-Bl)/q2
N= (Bl+BJ/2q
P = [(Bz– Bl)C~U –BlB2]/~2.
Then, from (,42)
f32=tan-l(BJ~)-dl (A4)
where BI and B2 are as given in (23) and (24)
B,=: YO(COS f)/COS (A@/2) –tan(A@/2))
Bz =; YO(COS L?/COS ( A@/2) + tan ( A@/2)) .
APPENDIX II
TWO-STATE IMPEDANCE TRANSFORMERS
If a two-terminal impedance having the two bias-switched
impedance states ZI and 22 is transformed by a 10SS1CSS
two-port to transformed values 2[ and Z;, the initial and
transformed impedances must satisfy the relation [11]
Q,= (%-%)2+(X1-X2)2
RIR z
(R;- R~)2+(X(- X~)2
.
R~R~
(A5)
where Zi = R i + jXi and 2:= R: + iX/, (i= 1, 2). In (A5),
Q is a characteristic constant of the impedance pair which
is invariant to lossless transformation.
The impedance transformation by a two-port is given by
R’+ jX’ = A.(R+ jX)+B~
C.(R+jX)+D. (AIS)
where A ~, B~, Cm, and D~ are the elements of the ABCD
matrix of the two-port. For a lossless impedance trans-
former, this matrix has the form
M= ()a jbjc d (A7)
where Y~ is the characteristic admittance of the transmis-
where a, b, c, and d are real. For a reciprocal two-port,
sion line used in the stubs. In the ON state of the lossless these elements satisfy
switch
ad+ bc=l.
(A2)
Equation (A61) may then be written
(A8)
The stub lengths 81 and 82 of the tandem-connected stubs a(Ri+jX, )+j~
in Fig. 6(a) are obtained by solution of (Al) and (A2), R~+jX(= . (i=l,2) (A9)
using BI and B2 from (23) and (24), repeated below. By
jy(Ri+ jXi)+l
the use of trigonometric identities, (Al) and (A2) may be where we have defined a = a/d, ~ = b/d, y = c/d. When
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written for i =1 and i = 2, (A9) may be solved to yield
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An alternative circuit which may be used as a two-state
impedance transformer is the double-stub circuit (shown in
Fig. 10(b)). A relatively simple calculation for its circuit
parameters may be made by starting with suitable trial
values of Zc > b in the relations
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